Abstract -A simple dual-point technique to measure the entire transfer characteristics (I D -V G ) down to sub-threshold region in the nano-scaled MOSFET under random telegraph noise (RTN) condition with either capturing or emitting one elementary charge by a trap in the gate dielectric is proposed. Its compatibility with the commercial semiconductor analyzer makes it a readily-usable tool for future RTN study. In this letter, we use this technique to explore the V G dependence of RTN induced by a single trapped carrier in both n-and p-FETs.
and also in the circuit simulation for the time-dependent variability prediction [8], [9] . Usually such measurement is carried out by repeating the standard RTN test procedure under different V G levels [10], [11] . However, most RTNs are only clear in narrow voltage range [12] , such method cannot probe a broad range of I D -V G . Recently, Franco et al. [13] tackled this problem by sweeping the entire I D -V G immediately after the RTN test. However, such method requires the rigorous selection of devices that contain only one individual defect with very slow characteristic time and with giant magnitude. This makes the method inapplicable to most of the samples. The recent Trigger-When-Charged method [14] exploited the oscilloscope-based fast-measurement system in which the edge of RTN is used to trigger the entire I D -V G measurement. But the method requires the dedicated configuration to reduce the background noise. Moreover, the use of the oscilloscope limits the measurement accuracy. Existing RTN models calculate the V G dependence of the RTN magnitude theoretically with assumptions, which introduce the inaccuracy for the prediction of RTN-induced noise and their impact in circuits [15] . Therefore, a generic but straightforward characterization technique is urgently required. In this letter, for the first time, we propose a Dual-Point method to fill this gap. The method captures the entire I D -V G down to subthreshold region under RTN condition with any individual trap of characteristic time longer than 1μs. This method can be directly deployed in the commercial semiconductor analyzer, making it possible to be used as the standard RTN measurement.
II. DUAL-POINT CHARACTERIZATION TECHNIQUE
The gate stack of the MOSFETs uses SiO 2 for interlayer, HfO 2 for HK layer, and TiN for work function metal. The equivalent oxide thickness is 1.65 nm. Unless specified, the devices under test have a channel length/width of 70 nm/90 nm and are all tested under room temperature with drain voltage of 100mV [16] . Keithley 4200 is used for the measurement with the same connection as the standard fast I D -V G configuration: two pulse units are connected with the Gate and Drain while the source and the substrate are grounded. nFETs are used for the demonstration of the technique and both n-and p-FETs are used for the exploration of RTN magnitude.
Capturing the entire I D -V G during RTN requires fast speed that can freeze the trap either in its charged or empty state during the measurement. Due to the low bandwidth in the commercial equipment, the speed for I D -V G measurement at the pulse edge is usually longer than 20μs [16] . Moreover, only linear region can be captured due to the poor accuracy. Single-point measurement [17] is an alternative to shorten the measurement time to ∼1μs while maintaining reasonable 0741-3106 © 2019 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. We propose a Dual-Point method to tackle this problem. The new method guarantees the fast measurement speed while achieving high accuracy, which allows the I D -V G measurement into subthreshold region under RTN condition. Fig.2a shows the waveform of V G for the proposed method: After performing the standard RTN test under V G_RTN for a very short time (1ms in this work), V G is altered to V GL and then V GH sequentially, in which the drain currents will be measured at each level. At the end of the RTN test, due to its stochastic nature, the single trap will either capture (Fig.2b) or emit (Fig.2c) one charge carrier and accommodate itself into the charged or empty state. When the follow-on dual-point measurements are fast enough, the charging state of the individual trap will not change: The currents at V GL and V GH with the trap in its charged state will always be smaller than the corresponding currents measured with the trap in its empty state. Fig. 2d shows one typical result by repeating for multiple times. The currents under V GL is plotted against the values under V GH . Two clear clusters can be observed suggesting the two states of the trap. In practice, it is possible that the charging state of the trap can change during the measurement. If this happens, the point will lie out of those two clusters. This is rare as confirmed in Fig.2d . The centroid of each cluster represents the currents under V GL or V GH with the trap in both charged and empty state. We used the iterative k-means clustering algorithm [19] to automate the centroid identification, that also helps minimize the impact of outliners for better accuracy. To capture the entire I D -V G , we repeated the test procedure by fixing V GH at operating condition and sweeping V GL from subthreshold region to the linear region. What is worth noting is that since this method freezes the trapping state during the measurement, it is limited to the RTN magnitude extraction. No timing characteristic of the trap (such as capture and emission time) can be extracted.
What is worth noticing is that I D of ∼15nA at V GL has been clearly separated. Such success is because the proposed method measures currents at both V GL and V GH , and plotted them against each other. Towards the vertical and horizontal directions, I D represents the current variation in V GH and V GL respectively, I D (V GH ) and I D (V GL ). Recent results [20] confirm that I D in linear region is much larger than in subthreshold region. Therefore, the large gap in vertical direction created by I D (V GH ) makes the two clusters distinguishable even there is tiny gap in the horizontal direction.
The measurement time for each point, t m , is further explored. Shorter t m increases the chance to freeze the trap during measurement. Moreover, it also reduce the possibility in charging up extra traps at higher voltage level. For simplicity but without loss of generality, we use the current measured at V GL for the discussion. Fig.3a&b show the average value (μ_I D ) and the variation (σ _I D ). μ_I D determines the accuracy of the method. As shown in Fig.3a , μ_I D at the charged and empty state keep constant until t m reduces to 500ns. When t m further decreases, μ_I D starts to rise. This is because t m is shorter than the settle time that V G is not yet lowered down to V GL . Such speed ensures the method can be applied on RTN traps with the characteristic time larger than ∼1μs. The corresponding σ _I D are shown in Fig.3b , which increases monotonically with shorter t m . However, σ _I D will not limit the measurement resolution of the proposed method. With the speed of 500ns, σ _I D is ∼25nA. This guarantees the separation with I D over ∼50nA, that can be met by most samples under V GH in linear region. The two clusters therefore can be separated vertically even they have small difference horizontally under V GL , as confirmed in Fig.3a that 15nA (< σ _I D ) can be clearly separated.
Finally, Fig.4a-f shows one example for the RTN magnitude extraction with the proposed method. Standard RTN method can only characterize a limited range of V G , as shown in Fig.4a . V G dependence of the corresponding capture/emission time in Fig.4b suggests that this trap is fast: At subthreshold and linear region, the electron detrapping and trapping can occur with less than 200μs respectively. Fig.4c shows the extracted I D -V G curves using our proposed method: the two curves correspond to this single trap in the empty and charged state respectively. It is clear that both curves can be measured down to subthreshold region. As enlarged in Fig.4d&e , the V th of 1.5mV and I D of 2nA can be clearly identified with the proposed method. What is also worth noting is that within the measurement window of the standard RTN method, the two methods agree very well with each other, as enlarged in Fig.4f . However, the new method has much wider window from subthreshold to operating condition.
III. APPLICATIONS TO RTN STUDY IN NANO-SCALED DEVICE
In this section, we applied the Dual-Point method to explore the V G dependence of the RTN magnitude. By convention [9] , the RTN magnitude is defined as I D /I D0 under constant V G , where I D0 is the drain current with the single trap at its empty state. I D /I D0 against V G from multiple nano-scaled p-and n-FETs are shown in Fig.5a&b respectively. Overall, nFET exhibits the larger I D /I D0 variations compared with pFETs, which agrees with some recent reports [21], [22] . It is not clear yet whether this is a general phenomenon and future investigations are needed. Our result also shows that I D /I D0 are larger around threshold region and reduce towards the operating region. This agrees well with the 3D atomic simulation results by assuming different distances between individual traps in the dielectric and the percolation path in the channel induced by the non-uniform doping [23] . Since the standard RTN test measures I D /I D0 close to threshold region, this result suggests that the time-dependent variation could be overestimated [24] . Therefore, the measurement of the entire I D -V G under the RTN condition is essential.
IV. CONCLUSION
We developed a simple Dual-Point technique that can be directly deployed in the commercial semiconductor analyzer. The accuracy and precision of the method is discussed in details. The proposed technique can be used to capture the wide range of I D -V G from the subthreshold region up to device operating condition. With its fast measurement speed of 500ns, the technique can be applied on most of the devices that contains single traps in the dielectric. Finally, we applied this method to evaluate the V G dependence of the impact of a single trapped carrier in both n-and p-FETs.
